


Edited by Bill Travis

## Simple circuit provides motor-feed control

Jean-Bernard Guiot, DCS AG, Allschwil, Switzerland

**B**ECAUSE WE NEEDED a small grinding machine, we modified an old milling machine that lacked a control system. The table of the grinding machine needed only to move back and forth with adjustable feed. Using an existing dc servoamplifier, a servo motor, and limit switches, we devised the circuit shown in **Figure 1**. Because the motor had no tachometer, we used part of the motor voltage as feedback. We reduced the feedback voltage from the motor to approximately 8V by using the resistors  $R_1$  to  $R_3$ . (Motor voltage=60V, maximum amplifier input=10V,  $R_1=R_2=33\text{ k}\Omega$ , and  $R_3=10\text{ k}\Omega$ .) This feedback voltage feeds back to the speed-command differential-voltage input. You must be careful with the feedback-signal polarity to avoid an uncontrolled runaway of the motor. The actual command voltage connects to the tachometer input, which is not differential. Using the appropriate gain and control-loop adjustments available on most drivers, you can obtain good motor response. This design uses the  $\pm 15\text{V}$  the



**Figure 1**

A defunct milling machine served as the platform for this grinding-machine motor controller.

Simple circuit provides motor-feed control .....	81
Linear power driver works from single supply .....	82
Circuit performs high-speed voltage-to-current, current-to-current conversion .....	84
Chip recorder customizes phone ringer.....	88
Op amp linearizes attenuator control response.....	90
<b>Publish your Design Idea in EDN. See the What's Up section at <a href="http://www.edn.com">www.edn.com</a>.</b>	

driver supplies to power the control circuit. Switch  $S_1$  enables manual and automatic modes. For both modes, potentiometer  $P_1$  reduces the control voltage, and  $C_1$  filters it. Two LEDs,  $D_1$  and  $D_2$ , show in which direction the axis moves. This indication can be especially useful in automatic mode if the potentiometer is turned to its zero position. The driver becomes disabled in one direction when the inputs +Limit or -Limit no longer connect to 15V; that is, when the limit switches LS+ or LS- (located at each end of travel) become activated. The following describes the operation of the two modes:

- In manual mode, the momentary switch  $S_2$ , selects 15V or -15V. If you use two separate switches, take care to avoid shorting both power supplies together.
- In automatic mode, the polarity of the voltage depends on the setting of relay  $K_1$ . Upon power-up,  $K_1$  is off; thus, a positive voltage goes to the driver. The motor moves in the positive direction until limit switch LS+ activates. At that instant, the driver is disabled (for the positive direction), and the relay,  $K_1$ , energizes.  $K_1$  holds itself on through its

contact, diode  $D_3$ , and the limit switch, LS-. You need the diode to avoid feeding voltage to the -Lim- input through the activated LS+ limit switch. The motor now runs in the opposite direction until the limit switch LS- activates. At that instant, the driver is disabled (for the

negative direction), and relay  $K_1$  turns off. The cycle begins anew.

The values of the components the circuit uses depend principally on the selected servoamplifier and motor, thus **Figure 1** shows no values. The machine has worked satisfactorily in two shifts for more than two years. During this period,

contrary to our expectations, we never readjusted the servoamplifier.

**Is this the best Design Idea in this issue?** Select at [www.edn.com](http://www.edn.com).

## Linear power driver works from single supply

Tom Gay, Darmstadt, Germany

**I**N LOW-POWER, single-supply analog applications, it is often desirable to main-

tain precise control of voltages much greater than the positive-supply rail. The circuit in **Figure 1** allows you to amplify the input voltage,  $V_{IN}$ , by a factor,  $A$ , which resistors  $R_1$  and  $R_2$  set. The output voltage,  $V_{OUT}$ , equals  $AV_{IN}$ , where  $A=R_2/(R_1+R_2)$ . The op amp receives its supply from a single 5V source, and the discrete output stage operates from a rectified voltage,  $V_S$ , from a power source that meets the requirements of the application. When the circuit neither sinks nor sources current, the op amp's output settles to a voltage higher than 1.9V ( $Q_1$  is completely off) but lower than the threshold voltage of the n-channel FET,  $Q_3$ , minus 1.2V (two diode drops). When  $V_{IN}$  rises from a given state, the op amp's output voltage drops and gradually turns on  $Q_1$ . This action results in a voltage drop across  $R_8$ , turning on  $Q_2$ . This process continues until the voltages at the op amp's two inputs match. A decreasing  $V_{IN}$  causes the op amp's output voltage to rise to the point at which  $Q_3$  conducts enough to pull down  $V_{OUT}$ . Capacitors  $C_1$ ,  $C_2$ , and  $C_3$  are necessary to prevent oscillation.


The circuit, useful as a power driver for pulse generators, offers rise and fall times of less than 15  $\mu$ sec, virtually independently of the supply voltage,  $V_S$ . You can test the design with op amps LMC7101,

LT1013, and AD8551. All these op amps deliver load currents as high as 5A at voltages as high as  $V_S=40V$ . One important feature of the design is its insensitivity to component tolerances. The values for  $R_1$  and  $R_2$  in **Figure 1** yield  $A=8$ . The value of  $R_9$  depends on  $V_S$ . You could use a logic-level FET, such as the IRLZ34N for  $Q_3$ ; you can then omit the components  $D_1$ ,  $D_2$ ,  $D_4$ ,  $R_4$ ,  $R_9$ , and  $C_4$ . In this case, the op amp's output connects directly to the gate of  $Q_3$ , and you must reduce the value of  $R_6$  to lower the base voltage of  $Q_1$  to

maintain the "idle window" in which both  $Q_1$  and  $Q_3$  are off. The op amp's input-voltage range must include ground.  $D_3$  is necessary only in cases in which sources connect to the output.  $D_3$  prevents reverse current flow from the external source through  $Q_2$ . Such a situation can arise when the circuit serves in a battery-charger application.

**Is this the best Design Idea in this issue?** Select at [www.edn.com](http://www.edn.com).

**Figure 1**



**This simple circuit allows you to control voltages far in excess of the positive-supply rail.**

# Circuit performs high-speed voltage-to-current, current-to-current conversion


Ali Mehmed, Nokia UK Ltd, Southwood, UK

**T**HE CIRCUIT IN **Figure 1** performs active voltage-to-current conversion or acts as a variable-

**Figure 1**

gain current mirror with high precision and bandwidth. A typical application is testing high-speed ICs or other devices that have inputs designed to be driven from current-steering DACs to enable a modulated voltage source to control the devices. The circuit thus simplifies the testing of such devices in isolation, because modulated voltage sources are readily available, but modulated current sources generally are not. A further use of the circuit could be for easy and precise control of a current-controlled, variable-gain amplifier by using an adjustable dc voltage source at the input. **Figure 1** shows the circuit configured as a voltage-to-current converter. The overall “gain” with the component values shown is 1 mA/V, but you can easily realize other gains by altering the component values. Note that the output of the circuit can both source and sink current.

Starting at the input,  $V_{IN}$ , because the input of amplifier  $IC_1$  is at virtual ground, the parallel combination of  $R_1$  and  $R_2$  provides a 50 $\Omega$  termination for the input signal.  $IC_1$  then inverts this signal with a gain of  $R_3/R_2$ . Amplifier  $IC_2$  provides a gain of  $-R_5/R_4 = -1$  to the signal received from  $IC_1$ , but its noninverting input is tied to the 3V reference. Therefore, its output and the top of the current-sense resistor,  $R_6$ , is offset by 6V with respect to ground when  $V_{IN}$  is zero. The current source comprises amplifier  $IC_3$  and the p-channel JFET,  $Q_1$ . The choice of a JFET, rather than a bipolar transistor, ensures very high speed, zero dc error, and almost perfect linearity in the output-current characteristic. The JFET is an SST175 from Vishay/Siliconix ([www.vishay.com](http://www.vishay.com)); it has a guaranteed  $I_{DSS}$  current of 7 mA, high speed, and low



- NOTES:**
1. RESISTORS MARKED WITH \* ARE 0.1% TOLERANCE.
  2. ALL OTHER RESISTORS ARE 1% TOLERANCE.
  3. DECOUPLING FOR ICs IS NOT SHOWN.


**This versatile circuit can serve either as a voltage-to-current converter or as a variable-gain current mirror.**

capacitance. Amplifier IC<sub>3</sub> clamps the voltage at the source of Q<sub>1</sub> and the bottom of R<sub>6</sub> at 3V. With no signal input, therefore, Q<sub>1</sub> passes a constant quiescent bias current of 3 mA into the 3-mA constant-current sink involving IC<sub>4</sub> and Q<sub>2</sub>. The output current of the circuit, which comes from the drains of Q<sub>1</sub> and Q<sub>2</sub>, is zero. When V<sub>IN</sub> assumes a level ΔV<sub>IN</sub> above ground, the voltage at the top of R<sub>6</sub> increases by the same amount. So the current through R<sub>6</sub> and, thus, the output current, I<sub>OUT</sub>, increases by an amount ΔV<sub>IN</sub>/R<sub>6</sub>, equivalent to 1 mA/V.

This circuit differs from the traditional precision current-source topology (Figure 2) in that, the op amp in Figure 1 clamps the *bottom* end of the sense resistor at a *constant* voltage rather than being varied in response to the input signal. Instead, the voltage at the *top* end, which would normally be connected to a fixed voltage, varies in response to the input signal. Furthermore, because Q<sub>1</sub> is always conducting, its gate-voltage variations are typically less than 200 mV in response to changes in V<sub>IN</sub>. The result is that no nasty current spikes transfer to the output via Q<sub>1</sub>'s gate-channel capacitance when V<sub>IN</sub> makes a step to or from zero. In a traditional circuit, because there is no current sink, the op amp must completely turn off the FET when the output current must be zero. In doing so, the op amp's output slews several volts to saturation near its positive supply rail, transferring a high-amplitude current spike onto the output. A spike of the opposite polarity and similar magnitude is created when the op amp has to recover from saturation and slew in the opposite direction to again turn on the FET.

The 3-mA constant-current sink comprises amplifier IC<sub>4</sub> and n-channel MOSFET Q<sub>2</sub>. IC<sub>4</sub> clamps the voltage at the top of current-sense resistor R<sub>7</sub> at -3V. Because the voltage-reference circuit fixes the bottom of R<sub>7</sub> at -6V, the quiescent current through Q<sub>2</sub> remains steady at 3 mA, equal to the current through Q<sub>1</sub> when V<sub>IN</sub> is zero. When V<sub>IN</sub> assumes a level ΔV<sub>IN</sub> below ground, the voltage at the top of R<sub>6</sub> decreases by the same amount; the current through Q<sub>1</sub> then falls below 3 mA; and the current

**Figure 2**



**This topology represents a traditional voltage-controlled current source.**

sink obtains the balance of its current, ΔV<sub>IN</sub>/R<sub>6</sub>, from the load.

The -6V reference that fixes the bottom of R<sub>7</sub> derives from amplifier IC<sub>5</sub>'s applying a nominal gain of -2 to the 3V reference. You should trim the -6V reference by means of R<sub>V1</sub>, such that the output current is zero in the absence of an input signal; the quiescent currents in Q<sub>1</sub> and Q<sub>2</sub> are then equal. Note that this single adjustment entirely calibrates the signal path, canceling out the effects of resistor tolerance, amplifier dc errors, and any tolerance in the ±3V references but not the effects of finite open-loop gain. To ensure maximum bandwidth in the signal path, the amplifiers are AD8055-ARs from Analog Devices ([www.analog.com](http://www.analog.com)). These amplifiers can tolerate a total supply voltage of only 10V, so you must operate IC<sub>1</sub> from a split ±5V supply and IC<sub>2</sub> and IC<sub>3</sub> from a single-ended 10V supply, because their inputs are 3V above ground.

You can obtain optimum dc accuracy and stability by using an OPI77GS amplifier for IC<sub>4</sub> and IC<sub>5</sub> and a high-quality reference IC, such as the AD780BR, for generating the 3V reference. You generate the -3V reference by applying a fixed gain of -1 to the 3V, using an inverting circuit similar to that used in Figure 1 for deriving the -6V reference. You should use 0.1% tolerance resistors where shown, and you can optionally include R<sub>12</sub> to provide 0.11% of additional gain to compensate for the finite open-loop gain of amplifiers IC<sub>1</sub> and IC<sub>2</sub>. You can further optimize the dc stability by including R<sub>15</sub> and R<sub>16</sub>, although the prototype does not use these resistors. In tests,

without C<sub>9</sub>, the bandwidth of the circuit with a 1V peak-to-peak sinusoidal input was 80 MHz when the circuit drove a resistive 100Ω load. The output rise and fall times with the same load and a 1V, 2.5-nsec input step are just 5.5 and 4.8 nsec, respectively, with no overshoot, as measured with a 500-MHz oscilloscope. The typical output compliance ranged from 1.7V to -2.8V. The maximum undistorted output-current swing extended from +2.1 to -2.1 mA.

For optimum frequency response and linearity, you should use the circuit to drive a virtual-ground load; in other words, you should use a high-bandwidth op amp configured as an current-to-voltage converter. If you use any other load, which must have low impedance in any case, and it is partly capacitive, you may need a small capacitor, C<sub>9</sub>, across R<sub>5</sub> to optimize the overall transient response of the circuit at the expense of some speed. You can also configure the circuit to operate as a current-to-current converter with an overall gain of 0.1 mA/mA by omitting R<sub>11</sub>, replacing R<sub>2</sub> and R<sub>13</sub> with 0Ω, and increasing the value of R<sub>12</sub> to 470 kΩ. You can use this configuration, for example, to scale the outputs from commercial current-steering DACs that typically have full-scale outputs in excess of those that ASIC inputs need. Thus, you could test an ASIC with current-driven inputs by using such a circuit between each input and each DAC output. Note that, in this configuration, amplifier IC<sub>1</sub> is configured as a current-to-voltage converter with a gain of 0.1V/mA and presents a virtual-ground to the DAC outputs, a load that normally ensures optimum linearity performance from the DACs. The circuit supports both current-sourcing and current-sinking DACs, because the circuit can source as well as sink current. For high-speed operation, you may need a small capacitor across R<sub>3</sub> to cancel the effect of the DAC's output capacitance and any stray capacitance.

**Is this the best Design Idea in this issue?** Select at [www.edn.com](http://www.edn.com).




A high-efficiency stepdown converter, IC<sub>1</sub>, allows the circuitry to operate from a supply voltage of 5 to 14V.

An optocoupler and associated front-end circuitry monitor the line, sensing when the line receives a high-voltage ringer signal (Figure 2). Zener diodes D<sub>1</sub> and D<sub>2</sub> prevent the on-hook voltage from activating the optocoupler. Comparator IC<sub>3</sub> latches LED D<sub>3</sub> on when a call is received, and a pushbutton switch, S<sub>1</sub>, clears the comparator. The circuit shown in Figure 3 records as much as 10 seconds of sound in the chip recorder's proprietary multilevel EEPROM. A switch-mode, Class D audio amplifier, IC<sub>6</sub>, maintains high efficiency and delivers adequate power to an 8Ω speaker; even a PC speaker will work.

Is this the best Design Idea in this issue? Select at [www.edn.com](http://www.edn.com).

**Figure 3**



Using the EEPROM internal to IC<sub>1</sub>, in Figure 1, this circuit records as much as 10 seconds of sound.


## Op amp linearizes attenuator control response

Mike Irwin, Shawville, PQ, Canada

PROFESSIONAL-AUDIO equipment commonly uses Analog Devices' (www.analog.com)

high-performance, quad-voltage-controlled SSM2164 attenuator. The control response is  $-30 \text{ dB/V}$ , with 0V producing unity gain. Attenuation increases as the applied control voltage increases in the positive direction. The circuit in Figure 1 extends the range of applications for this versatile chip by providing a simple means of linearizing the control response. The result is an amplifier with gain directly proportional to the control voltage. In addition, the circuit also functions as a simple logarithm generator. You can use a single SSM2164 to make two high-quality, linear voltage-controlled amplifiers using this method. The four gain cells in the SSM2164 are tightly matched, current-in, current-out transconductance multipliers. The control response of each gain cell is:  $\text{gain} = 10^{(-V/0.67)}$ . The cells are noninverting structures.

**Figure 1**



You can obtain both a gain-controlled output and a logarithmic output using this configuration.


Each voltage-controlled amplifier uses two gain cells. A "master" cell in the feedback loop of an op amp generates a logarithmic voltage output in response to a linear voltage input. This log voltage then goes to the control pin of the second



(matching) “slave” cell, which processes the audio signal. Op amp IC<sub>1</sub> maintains its inverting input at virtual ground by servo-controlling the gain of the master SSM2164 cell, which connects to the negative reference voltage. The output of IC<sub>1</sub> is a logarithmic function of the input:  $V_{OUT} = -0.67 \log[(-V_{IN} R_2)/(V_{REF} R_1)]$ .  $V_{IN}$  is the gain-control voltage, and  $V_{REF}$  is the negative reference voltage.  $V_{OUT}$  then drives the control pin of the slave cell. Substituting the expression for  $V_{OUT}$  for  $V$  in the expression for gain yields the following:  $gain = (V_{IN} R_2)/(V_{REF} R_1)$ , which is the desired linear response.

Op amp IC<sub>2</sub> converts the slave cell’s output current to an audio voltage with a gain of  $R_4/R_3$ . The overall expression for the gain is:  $gain = (V_{IN} R_2 R_4)/(V_{REF} R_1 R_3)$ . If  $R_1 = R_2$  and  $R_3 = R_4$ , the expression reduces to:  $gain = V_{IN}/V_{REF}$ , and gain (in decibels) =  $20 \log(V_{IN}/V_{REF})$ . Setting  $V_{IN}$  to 15V and  $V_{REF}$  to  $-15V$  produces unity

**Figure 2**



**The lower trace is a 0 to 3V triangle wave, which you use to modulate the 10-kHz sine wave in the upper trace. Note the linear modulation envelope.**

gain with the indicated component values. The gain decreases smoothly to  $-70$  to  $-80$  dB as the control voltage decreases (Figure 2). The voltage-controlled amplifier then shuts off completely (attenuation = 100 dB) when the control voltage drops to within a few millivolts of 0V. Negative voltages make the output of IC<sub>1</sub> swing close to the positive rail, but IC<sub>1</sub> promptly comes off the rail when the control voltage returns to the

0 to 15V range. The circuit produces no audible clicks and works well at lower supply voltages, such as  $\pm 5V$ .

For best performance, IC<sub>1</sub> should be a low-offset, low-input-current unit, and IC<sub>2</sub> should be a high-quality, low-noise audio op amp. However, you can obtain reasonably good performance with inexpensive op amps, such as the TL072 and LF353. The prototype unit achieved a control range of 75 to 80 dB, using an OP-290 for IC<sub>1</sub>. The control-voltage feedthrough on the audio output is minimal, varying 10 to 20 mV when you sweep the gain through a 70-dB range. The noise and distortion performance is excellent, because the design uses the gain cells in the standard configuration in the SSM2164 data sheet.

**Is this the best Design Idea in this issue?** Select at [www.edn.com](http://www.edn.com).